:::

Faculty and staff

:::
Seminar paper
Entry Year98
Paper title (chapter)A Novel Clock Gating Scheme of Scan Chains for Capture Power Reduction
Name of conferenceProc. of VLSI Test Technology Workshop (VTTW), 南投埔里
Conference starting time2009-07-15
Conference closing time2009-07-15
Year of publication2009
cron web_use_log